Design of power efficient, high-speed 4-bit comparator in UMC 180 nm technology
Article Sidebar
Main Article Content
Abstract
Power, Area, and Delay are the three important performance metrics used for analyzing any digital circuit. This paper explores different digital circuit design styles to achieve a better trade-off between the performance metrics. 4-bit Comparator based on 2’s complement addition principle is designed and implemented using these different digital circuit principles. Full adder and the other components required to implement 4-bit comparator are designed and implemented using Majority Gate Logic (MGL), Mirror Adder Logic (MAL), Complementary Pass Transistor Logic (CPL), Transmission Gate Logic (TGL) and Gate Diffusion Input Logic (GDI) for studying their performance under different stringent conditions of Temperature, Power supply, etc. The circuits are realized in the UMC 180 nm process using the Cadence Spectre Simulator with a power supply of 1.8 V.
Article Details
This work is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License.
References
Wang CC, Wu CF, Tsai KC. 1-GHz 64-bit high-speed comparator using ANT dynamic logic with two-phase clocking. IEE Proc Comput Digit Tech. 1998;145(6):433-6.
Kim JY, Yoo HJ. Bitwise competition logic for compact digital comparator. 2007 IEEE Asian Solid-State Circuits Conference; 2007 Nov 12-14; Jeju, South Korea. USA: IEEE; 2007. p. 59-62.
Shekhawat V, Sharma T, Sharma KG. Low power magnitude comparator circuit design. Int J Comput Appl. 2014;94(1):22-4.
Dubey V, Singh OP, Mishra GR. Design and implementation of a two-bit binary comparator using reversible logic. Int J Sci Res Publ. 2012;2(7):1-4.
Agrakshi SR. Design and analysis of low power 2-Bit and 4-bit digital comparator in 45nm and 90nm CMOS technology. Int J Eng Tech Res. 2015;3(5):278-87.
Deb S, Chaudhary S. High-speed comparator architectures for fast binary comparison. 2012 Third International Conference on Emerging Applications of Information Technology; 2012 Nov 30 – Dec 1; Kolkata, India. USA: IEEE; 2012. p. 454-7.
Lam HM, Tsui CY. A MUX-based high-performance single-cycle CMOS comparator. IEEE Trans Circ Syst II. 2007;54(7):591-5.
Weste N, Harris D. CMOS VLSI design: a circuits and system perspective. 3rd ed. USA: Addison-Wesley; 2004.
Uyemura JP. Circuit design for CMOS VLSI. Norwell: Khuver Academic; 1992.
Yano K, Tamanaka T, Nishida T, Saito M, Shimohigashi K, Shimizu A. A 3.8 ns CMOS 16 x 16-b Multiplier Using Complementary Pass-Transistor Logic. . IEEE J Solid State Circ. 1990;25(2):388-95.
Avci M, Yildirim T. Complementary pass transistor logic synthesis with 123 decision diagram. J Electr Electron Eng. 2004;4(1):1045-9.
Ghosh D, Nandy SK, Parthasarathy K, Visvanathan V. NPCPL: Normal process complementary pass transistor logic for low latency, high throughput designs. The Sixth International Conference on VLSI Design; 1993Jan 3-6; Bombay, India. USA: IEEE; 1993. p. 341-6.
Shams AM, Darwish TK, Bayoumi MA. Performance analysis of low-power 1-bit CMOS full adder cells. IEEE Trans Very Large Scale Integr VLSI Syst. 2002;10(1):20-9.
Navi K, Maeen M, Foroutan V, Timarchi S, Kavehei O. A novel low-power Full Adder cell for low voltage. Integration. 2009;42(4):457-67.
Wairya S, Nagaria RK, Tiwari S. Performance analysis of high speed hybrid CMOS full adder circuits for low voltage VLSI design. VLSI Des. 2012;2012:173079.
Morgenshtein A, Fish A, Wagner IA. Gate-diffusion input (GDI) - a technique for low power design of digital circuits: analysis and characterization. 2002 IEEE International Symposium on Circuits and Systems; 2002 May 26-29; Phoenix-Scottsdale, AZ, USA. USA: IEEE; 2002. p. 477-80.
Mukherjee DN, Panda S, Maji B. Performance evaluation of digital comparator using different logic styles. IETE J Res. 2018;64(3):422-9.
Sucharitha, D. et al. GDI logic based design of hamming-code encoder and decoder for error free data communication. 2019 3rd International Conference on Computing Methodologies and Communication (ICCMC); 2019 Mar 27-29; Erode, India. USA: IEEE; 2019. p. 1-5.
Bellaouar A, Elmasry MI. Low power digital VLSI design: circuits and systems. 2nd ed. Norwell: Kluwer academic; 1995.
Rabaey JM. Digital integrated circuits. USA: Prentice-Hall; 1996.
Rabaey JM, Chandrakasan A, Nikolic B. Digital integrated circuits, a design perspective. 2nd ed. New Jersey: Pearson educational publishers; 2008.
Kandasamy N, Ahmad F, Reddy S, Ramesh Babu M, Telagam N, Utlapalli S. Performance evolution of 4-b bit MAC unit using hybrid GDI and transmission gate based adder and multiplier circuits in 180 and 90 nm technology. Microprocess Microsyst. 2018;59:15-28.
Kandasamy N, Mohan Kumar N, Telagam N, Ahmad F, Mishra G. Analysis of self checking and self resetting logic in CLA and CSA circuits using gate diffusion input technique. 2019 International Conference on Smart Systems and Inventive Technology (ICSSIT); 2019 Nov 27-29; Tirunelveli, India. USA: IEEE; 2019. p. 1-6.