Design and analysis of modified recycling folded cascode amplifier with improved transconductance and slew rate

Article Sidebar

PDF
Published: Nov 5, 2020
Keywords:
Transconductance Modified recycling folded cascode CMOS amplifiers Unity gain bandwidth Slew rate Offset

Main Article Content

Sudheer Raja Venishetty
Department of Micro and Nano Electronics, School of Electronics Engineering, Vellore Institute of Technology, Vellore, India
Kumaravel Sundaram
Department of Electronics and Communication Engineering, Vaagdevi College of Engineering, Warangal, India

Abstract

To improve the transconductance of operational transconductance amplifier (OTA), various architectures namely recycling folded cascode (RFC), Improved recycling folded cascode (IRFC), modified recycling folded cascode (MRFC) and high recycling folded cascode (HRFC) are existing in the literature. In this paper, further improvement in the transconductance of MRFC OTA can be achieved by shorting two nodes of its current mirror and is proposed as high modified recycling folded cascode (HMRFC) amplifier. The performance of the proposed HMRFC OTA is compared with the existing state of art OTAs. To validate the progressions in the specified parameters, recycling folded cascode (RFC), modified recycling folded cascode (MRFC) and high modified recycling folded cascode (HMRFC) OTAs are realized and implemented in UMC 180 nm process technology using Cadence Spectre for a bias current of 1.2 mA. Simulation results indicate that the proposed amplifier exhibits a DC gain of 79.47 dB, the slew rate of 194.2 V/µSec, UGB of 285.85 MHz and phase-margin of 77.12o for a load capacitance of 5 pF and also observed that the CMRR and FoMs of the proposed amplifier are better by a factor of 1.3 and 1.5 in comparison to RFC, and by a factor of 1.27 and 1.41 in comparison to MRFC OTAs respectively.

Article Details

How to Cite
Venishetty, S. R., & Sundaram, K. (2020). Design and analysis of modified recycling folded cascode amplifier with improved transconductance and slew rate. Engineering and Applied Science Research, 47(4), 430–438. Retrieved from https://ph01.tci-thaijo.org/index.php/easr/article/view/240260
Issue
Vol. 47 No. 4 (2020)
Section
ORIGINAL RESEARCH

Creative Commons License

This work is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License.

References

Razavi, B. Design of analog CMOS integrated circuits. India: Tata McGraw Hill; 2005.

Kashtiban M, Hadidi K, Khoei A. Modified CMOS op-amp with improved gain and bandwidth. IEICE Trans Electron. 2006;E89-C:775-80.

Assaad RS, Silva-Martinez J. The recycling folded cascode: a general enhancement of the folded cascode amplifier. IEEE J Solid State Circ. 2009;44:2535-42.

Xiao Z, Huajun F, Jun X. Phase-margin enhancement technique for recycling folded cascode amplifier. Analog Integr Circuits Signal Process. 2013;74:479-83.

Akbari M, Biabanifard S, Asadi S, Yagoub MCE. Design and analysis of DC gain and transconductance boosted recycling folded cascode OTA. Int J Electron Commun. 2014;68:1047-52.

Yilie L, Kefeng H, Na Y, Xi T, Hao M. Analysis and implementation of an improved recycling folded cascode amplifier. J Semiconduct. 2012;33(2):025001.

Li YL, Han KF, Tan X, Yan N, Min H. Transconductance enhancement method for operational transconductance amplifiers. Electron Lett. 2010;46(19):1321-3.

Zhang Q, ZhaoX, Zhang X, Zhang Q. Multipath recycling method for transconductance enhancement of folded cascade amplifier. AEU - Int J ElectronCommun. 2017;72:1-7.

Kumaravel S, Venkataramani B. A current steering positive feedback improved recycling folded cascode OTA. Int J Electron Comm Eng. 2014;8(3):558-66.

Yan Z, Mak PI,MartinsRP. Double recycling technique for folded-cascodeOTA. Analog Integr Circuits Signal Process.2012;71(1):137-41.

Venishetty S, Sundaram K. Modified recycling folded cascode OTA with enhancement in transconductance and output impedance. Turk J Elec Eng Comp Sci. 2019;27:4472-85.

Ragheb AN, Kim HW. Ultra low power OTA based on bias recycling and sub threshold operation with phase margin enhancement. Microelectron J. 2017;60:94-101.

Monfaredi K,Belgheisazar Y. Improved low voltage low power recycling folded fully differential cascode amplifier. Tabriz JElectr Eng.2018;48:327-34.

Mohammadreza F,MonfarediK. A low voltage recycling folded Cascode OTA based on novel CMRR magnifier. J Telecommun Electron Comput Eng. 2018;10(4):37-42.

Bastos J, Steyaert M, Roovers M, Kinget APG, Sansen W,Graindourze B, et al. Mismatch characterization of small size MOS transistor. IEEE Conference on Microelectronic Test Structures; 1995 Mar 22-25; Nara, Japan. USA: IEEE; 1995. p. 271-6.

Mal AK, Todani R. Design of tunable folded cascode differential amplifier using PDM. IEEE Symposium on Computers and Informatics; 2011 Mar 20-23; Kuala Lumpur, Malaysia. USA: IEEE; 2011. p. 296-301.

Raja VS, Kumaravel S. Design of recycling folded cascode amplifier using potential distribution method. IEEE International Conference on Microelectronic Devices, Circuits and Systems; 2017 Aug 10-12; Vellore, India. USA: IEEE; 2017. p. 1-5.

Akbari M, Biabanifard S,AsadiSh.Input referred noise reduction technique for trans-conductance amplifiers.ElectrComputEngInt J.2015;4(4):11-22.

Yosefi, Ghader. (2019). The high recycling folded cascode (HRFC): a general enhancement of the recycling folded cascode operational amplifier. Microelectron J. 2019;89:70-90.