Improvement Current-Mode Four-Quadrant Multiplier Low input Impedance and Very High Output Impedance
DOI: 10.14416/j.ind.tech.2021.12.002
Keywords:
Current-Mode Multiplier, Four-Quadrant Multiplier, Low Input Impedance, Very High Output Impedance, Super-Cascade MOS TransistorAbstract
The analog current-mode multiplier is used in the modulator, frequency double, variable gain amplifier, and peak detector since the characteristic of the current mode integrated circuit is high bandwidth. In addition, the current mode multiplier must have a low input impedance and the high output impedance. The previous studies are not designed so that circuit has input and output impedance following to characteristics of the current mode multiplier. This paper presents the improvement of the current mode four-quadrant multiplier. The proposed circuit is designed based on the cascade current squarer circuits. The current mode four-quadrant multiplier is designed that input impedance is low value with negative feedback. In this technique, the circuit receives the proper input current. Furthermore, the current multiplier is designed to have high output impedance with a super-cascode MOS transistor. As a result, the output stage pushes the current to the next stage correctly. Therefore, the current mode four-quadrant multiplier circuit is designed using 0.18 µm TSMC CMOS technology. The supply voltage of the proposed circuit is 1.5 V which is lower than previous research. This research is designed in order to that the MOS transistors are operated in the saturation region. The simulation results show that input impedance is equal to 106.93 W (f 1 MHz), thus ultra-lower than other research papers. The simulation results show that output impedance is equal to 4.45 GW (f 1 kHz) which is higher than previous studies. Also, the output stage can push the source current to the next state effectively.
References
[2] S. Faruque, Radio frequency modulation made easy, Springer Briefs in Electrical and Computer Engineering, 1st Ed., Springer International Publishing AG, Switzerland, 2017.
[3] A.J. Lopez-Martin and A. Carlosena, Current-mode multiplier/divider circuits based on the MOS translinear principle, Analog Integrated Circuits and Signal Processing, 2001, 28, 265–278.
[4] T. Arthansiri and V. Kasemsuwan, Current-mode pseudo-exponential-control variable-gain amplifier using fourth-order Taylor’s series approximation, Electronics letters, 2006, 379-380.
[5] V. Kasemsuwan and T. Arthansiri, Current mode automatic gain control, Frequenz, 2008, 62(1-2), 25-29.
[6] P. Prommee, Integrable CMOS-based current-mode sinusoidal frequency and peak detector, Circuits System Signal Processing, 2017, 36(12), 4937-4962.
[7] N. Saxena and J.J. Clark, A four-quadrant CMOS analog multiplier for analog neural networks, IEEE Journal of Solid State Circuits, 1994, 29(6), 746-749.
[8] N Beyraghi and A Khoei, CMOS implementation of a novel analog multiplier/divider to realize centroid strategy in defuzzifier block, Journal of Intelligent and Fuzzy Systems, 2015, 29, 2029-2038.
[9] C. Toumarzou, F.J. Lidgey and D.G. Haigh, analogue IC design: the current-mode approach, The Institution of Engineering and Technology, London, England, 1990.
[10] M.M. Maryan, S.J. Azhari and A. Ghanaatian, Low power FGMOS-based four-quadrant current multiplier circuits, Analog Integrated Circuits and Signal Processing, 2018, 95, 115-125.
[11] A.N. Saatlo and S.S. Ozoguz, Design of a high-linear, high-precision analog multiplier, free from body effect, Turkish Journal of Electrical Engineering and Computer Sciences, 2016, 24, 820-832.
[12] I. Aloui, N. Hassen and K. Besbes, Low-voltage low-power four-quadrant analog multiplier in current-mode, 18th International Conference on Sciences and Techniques of Automatic Control and Computer Engineering (STA 2017), Proceeding, 163-167.
[13] I. Aloui, N. Hassen and K. Besbes, A CMOS current mode four quadrant analog multiplier free from mobility reduction, AEU - International Journal of Electronics and Communications, 2017, 82, 119-126.
[14] T. Aghaei and A.N. Saatlo, On realization of a new high-precision and low-power CMOS analog multiplier circuit, Elektrotehniški Vestnik, 2018, 85(5), 248-254.
[15] T. Arthansiri, V. Kasemsuwan and H.K. Ahn, A ±1.5 V high frequency four quadrant current multiplier, IEEE International Symposium on Circuits and Systems (ISCAS 2005), Proceeding, 2005, 1016-1019.
[16] B. Ghanavati and A. Nowbakht, ±1V high frequency four quadrant current multiplier, Electronics letters, 2010, 46(14), 1-2.
[17] I. Aloui, N. Hassen and K. Besbes, ±0.75 V Four-quadrant analog multiplier in current mode, 15th International Multi-Conference on Systems, Signals & Devices (SSD 2018), Proceeding, 2018, 1045-1050.
[18] U. Bansal, P. Masiwal, M. Yadav, M. Mohlia and N. Raj, Four-quadrant CMOS analog current multiplier using frequency compensation and 1.5 V supply, Arabian Journal for Science and Engineering, 2021, 46, 9849–9865.
[19] R.B. dos Santos, G.A.F. Souza and L.A. Faria, A novel four-quadrant/one-quadrant multiplier circuit, AEU - International Journal of Electronics and Communications, 2021, 138, 153865.
[20] A.J. Lopez-Martin, J. Ramirez-Angulo, R.G. Carvajal and J.M. Algueta, Compact class AB CMOS current mirror, Electronics letters, 2008, 44, 1335-1336.
[21] J.M. Martinez-Heredia and A. Torralba, Enhanced source-degenerated CMOS differential transconductor, Microelectronics Journal, 2011, 42, 396-402.
[22] C.A. De La Cruz-Blas, G. Thomas-Erviti, J.M. Algueta-Miguel and A. López-Martín, CMOS analogue current-mode multiplier/divider circuit operating in triode-saturation with bulk-driven techniques, Integration, 2017, 59, 243-246.
[23] A. Diaz-Sanchez, J.C. Mateus-Ardila, G. Zamora-Mejia, A. Diaz-Armendariz, J.M. Rocha-Perez and L.A. Moreno-Coria, A four quadrant high-speed CMOS analog multiplier based on the flipped voltage follower cell, AEU - International Journal of Electronics and Communications, 2021, 130, 153582.
