1.
Nguyen TT, LE-HUU K-N, Bui TH, Dinh-Duc A-V. A Novel Strategy for Formal Verication of Asynchronous Circuit Design in PAiD tool. ECTI-CIT Transactions [Internet]. 2016 Apr. 6 [cited 2024 May 3];9(1):64-73. Available from: https://ph01.tci-thaijo.org/index.php/ecticit/article/view/54405