Katoh, Yusuke, Hironari Yoshiuchi, Yoshio Murata, and Hironori Nakajo. “Scalable Hardware Mechanism for Partitioned Circuits Operation”. ECTI Transactions on Computer and Information Technology (ECTI-CIT) 12, no. 2 (December 16, 2018): 90–97. Accessed May 5, 2024. https://ph01.tci-thaijo.org/index.php/ecticit/article/view/142511.