[1]
T. T. Nguyen, K.-N. LE-HUU, T. H. Bui, and A.-V. Dinh-Duc, “A Novel Strategy for Formal Verication of Asynchronous Circuit Design in PAiD tool”, ECTI-CIT Transactions, vol. 9, no. 1, pp. 64–73, Apr. 2016.