S. Choomchuay, S. Pongyupinpanich, and S. Pathumvanh, “A Compact 32-bit Architecture for an AES System”, ECTI-CIT Transactions, vol. 1, no. 1, pp. 24–29, Mar. 2016.