Y. Katoh, H. Yoshiuchi, Y. Murata, and H. Nakajo, “Scalable Hardware Mechanism for Partitioned Circuits Operation”, ECTI-CIT Transactions, vol. 12, no. 2, pp. 90–97, Dec. 2018.