[1]
Katoh, Y., Yoshiuchi, H., Murata, Y. and Nakajo, H. 2018. Scalable Hardware Mechanism for Partitioned Circuits Operation. ECTI Transactions on Computer and Information Technology (ECTI-CIT). 12, 2 (Dec. 2018), 90–97. DOI:https://doi.org/10.37936/ecti-cit.2018122.142511.