

# Robust Digital Control for Interleaved PFC Boost Converter Using Approximate 2DOF

Yuki Satake<sup>1</sup>, Hiroyuki Furuya<sup>2</sup>, Yohei Mochizuki<sup>3</sup>, Yuji Fukaiishi<sup>4</sup>,  
Kohji Higuchi<sup>5</sup>, Non-members, and Kosin Chamnongthai<sup>6</sup>, Member

## ABSTRACT

In recent years, improving of power factor and reducing harmonic distortion in electrical instruments are needed. In general, a current conduction mode boost converter is used for active PFC (Power Factor Correction). In a PFC boost converter, if a duty ratio, a load resistance and an input voltage are changed, the dynamic characteristics are varied greatly. This is the prime reason of difficulty of controlling the interleaved PFC boost converter. In this paper, a robust digital controller for suppressing the change of step response characteristics and variation of output voltage at a DC-DC buck converter load sudden change with high power factor and low harmonic is proposed. Experimental studies using a micro-processor for controller demonstrate that the proposed digital controller is effective to improve power factor and to suppress output voltage variation.

**Keywords:** Power Factor Correction (PFC), Boost Converter, Approximate 2DOF, Digital Robust Control, Micro-processor

## 1. INTRODUCTION

In recent years, improving of power factor and reducing harmonic of power supply using nonlinear electrical instruments are needed. A passive filter and an active filter in AC lines are used for improving of the power factor and reducing the harmonic [1-2]. Generally a current conduction mode boost converter is used for an active PFC (Power Factor Correction) in electrical instruments. Especially, an interleaved PFC boost converter is used in order to make a size compact, make an efficiency high and

make noise low. In the interleaved PFC boost converter, if a duty ratio, a load resistance and an input voltage are changed, the dynamic characteristics are varied greatly, that is, the interleaved PFC converter has nonlinear characteristics. In many applications of the interleaved PFC converters, loads cannot be specified in advance, i.e., their amplitudes are suddenly changed from the zero to the maximum rating. This is the prime reason of difficulty of controlling the interleaved PFC boost converter.

Usually, a conventional PI, an analog IC controller, a gainscheduled controller designed to the approximated linear controlled object at one operating point is used for the PFC converter [3-6]. In the nonlinear interleaved PFC boost converter system, those controllers are not enough for attaining good performance [7-9]. In this paper, the robust controller for suppressing the change of step response characteristics and variation of output voltage at a DC-DC buck converter load sudden change with high power factor and low harmonic is proposed. An approximate 2-degree-of-freedom (A2DOF) method [10-11] is applied to the interleaved PFC boost converter with a DC-DC buck converter load. The PFC converter is a nonlinear system and the models are changed at each operation point. The design and combining methods of two A2DOF controllers which can cope with nonlinear system or changing of the models with one controller is proposed. The DC-DC buck converter load is also controlled using A2DOF [10]. These three controllers are actually implemented on one micro processor and is connected to the PFC converter and the load. Experimental studies demonstrate that the digital controllers designed by the proposed method is effective to improve power factor and to suppress output voltage variation.

## 2. INTERLEAVED PFC BOOST CONVERTER WITH DC-DC CONVERTER LOAD

The interleaved PFC boost converter with DC-DC converter load shown in Fig. 1 is manufactured.

In Fig.1,  $v_{in}$  is an input AC voltage,  $v_{ac}$  is an absolute value of the input AC voltage,  $i_{in}$  is an input AC current,  $C_{in}$  is a smoothing capacitor,  $V_i$  is a rectifying and smoothing input voltage, and  $v_o$  is an output voltage of PFC.  $Q_1$  and  $Q_2$  are MOSFETs or IGBTs,  $L_1$  and  $L_2$  are interleaved boost inductances,  $D_1$  and  $D_2$  are interleaved


Manuscript received on July 6, 2013 ; revised on November 18, 2013.

Final Manuscript received April 20, 2014.

<sup>1,2,4</sup> The authors are with SANSIN ELECTRIC CO., LTD. 4-1-5, Koyama Nerima-ku, Tokyo 176-0022, Japan, E-mail: ysatake@sanshin-ele.co.jp, hfuruya@sanshin-ele.co.jp and yfukaishi@sanshin-ele.co.jp

<sup>3,5</sup> The authors are with The University of Electro-Communications 1-5-1, Chofu-ga-oka, Chofu-shi, Tokyo 182-8585, Japan, E-mail: mochizuki@francis.ee.uec.ac.jp and higuchi@ee.uec.ac.jp

<sup>6</sup> The author is with KMUTT, 126 Pracha-uthit Rd., Bangmod, Tungkrui, Bangkok 10140, Thailand, E-mail: kosin.cha@kmutt.ac.th



**Fig.1:** Interleaved PFC boost converter with DC-DC converter load.

boost diodes and  $i_L$  is the sum of inductor current,  $C_0$  is an output capacitor. DC-DC converter is a load of the PFC boost converter,  $R_L$  is an output load resistance of the DC-DC converter. Here  $V_{in}=100[V_{AC}]$ ,  $V_i=140[V_{DC}]$ ,  $v_o = 385[V_{DC}]$ ,  $L_1=L_2=350[\mu H]$ ,  $v_L=26[V_{DC}]$ ,  $N1:N2=10:1$ ,  $C_0=940[\mu F]$ , the switching frequency  $f_{sw}=50[kHz]$ . the sampling frequency  $f_s=100[kHz]$ .

The inductor current  $i_L$  is controlled to follow the rectified input voltage  $v_{ac}$  for improved power factor, reduced harmonic and stable the output voltage. Using the state-space averaging method, the state equation of the interleaved boost converter becomes as follows [12]:

$$\frac{d}{dt} \begin{bmatrix} i_L \\ v_o \end{bmatrix} = \begin{bmatrix} -\frac{R_0}{L_0} & -\frac{1}{L_0} \\ \frac{1}{C_0} & -\frac{1}{R_{LDC}C_0} \end{bmatrix} \begin{bmatrix} i_L \\ v_o \end{bmatrix} + \begin{bmatrix} \frac{V_i}{L_0} \\ 0 \end{bmatrix} + \left\{ v_o \begin{bmatrix} \frac{1}{L_0} \\ 0 \end{bmatrix} + i_L \begin{bmatrix} 0 \\ -\frac{1}{C_0} \end{bmatrix} \right\} \mu \quad (1)$$

Here  $\mu$  is duty ratio and  $R_{LDC}$  is DC-DC converter load to PFC boost converter. When controlling the current of the sum of each phase,  $R_0$  is  $R_1R_2/(R_1 + R_2)$  and  $L_0$  is  $L_1L_2/(L_1 + L_2)$ . The boost converter has non-linear characteristics because this equation has the product of state variable  $v_o$ ,  $i_L$  and duty ratio  $\mu$ .

#### A. Static characteristics of boost converter

At some operating point of eq. (1), let  $v_o$ ,  $i_L$  and  $\mu$ , be  $V_s$ ,  $I_s$  and  $\mu_s$ , respectively. Then the average of output voltage  $V_s$  and inductor current  $I_s$  at the operating points becomes as follows:

$$V_s = \frac{1}{1 + \frac{1}{(1 - \mu_s)^2} \frac{R_0}{R_L}} \frac{1}{1 - \mu_s} V_i \quad (2)$$

$$I_s = \frac{1}{R_L} \frac{V_s}{1 - \mu_s}$$

The actual measurement results of the static characteristics of  $\mu_s$  to  $V_s$  are shown in Fig.2. In Fig.2, it turns out that the boost converter is a non-linear system. The static characteristic of the boost converter is changed greatly with load resistances, and it influences the dynamic characteristics of converter. In addition, the static characteristics will be changed with input voltage variation.

#### B. Dynamic characteristics of boost converter

The linear approximate state equation of the boost converter using small perturbations  $\Delta i_L = i_L - I_s$ ,  $\Delta v_o = v_o - V_s$  and  $\Delta \mu = \mu - \mu_s$  is as follows:

$$\begin{aligned} \dot{x}(t) &= A_c x(t) + B_c u(t) \\ y(t) &= C_c x(t) \end{aligned} \quad (3)$$

where

$$A_c = \begin{bmatrix} -\frac{R_0}{L_0} & -\frac{1 - \mu_s}{L_0} \\ \frac{1 - \mu_s}{C_0} & -\frac{1}{R_{LDC}C_0} \end{bmatrix}, \quad B_c = \begin{bmatrix} \frac{V_s}{L_0} \\ -\frac{I_s}{C_0} \end{bmatrix}$$


$$x(t) = \begin{bmatrix} \Delta i_L(t) \\ \Delta v_o(t) \end{bmatrix}, u(t) = \Delta \mu(t), y = \begin{bmatrix} y_i \\ y_v \end{bmatrix}, C_c = \begin{bmatrix} 1 & 0 \\ 0 & 1 \end{bmatrix}$$

From this equation, matrix  $A_c$  and  $B_c$  of the boost converter depends on duty ratio  $\mu_s$ . Therefore, the converter response will be changed depending on the operating point and other parameter variations. The changes of the load  $R_{LDC}$ , the duty ratio  $\mu_s$ , the output voltage  $V_s$  and the inductor current  $I_s$  in the controlled object are considered as parameter changes in eq. (3). Such parameter changes can be replaced with the equivalent disturbances inputted to the input and the output of the controlled object. Therefore, what is necessary is just to constitute the control systems whose pulse transfer functions from equivalent disturbances to the output  $y$  become as small as possible in their amplitudes, in order to robustize or suppress the influence of these parameter changes.

### 3. DIGITAL ROBUST CURRENT CONTROLLER

#### A. Discretization of controlled object

The continuous system of eq. (3) is transformed into the discrete system as follows:



**Fig.2:** The static characteristics of  $\mu_s$  to  $V_s$ .

$$\begin{aligned} x(k+1) &= A_d x(k) + B_d u(k) \\ y(k) &= C_d x(k) \end{aligned} \quad (4)$$

where

$$A_d = [e^{A_c T_s}], B_d = \left[ \int_0^{T_s} e^{A_c \tau} B_c d\tau \right], C_d = C_c$$

Here, in order to compensate the delay time by A/D conversion time and micro-processor operation time etc., one delay (state  $\xi_1$ ) is introduced to input of the controlled object. Then the state-space equation is described as follows:

$$\begin{aligned} x_{dt}(k+1) &= A_{dt} x_{dt}(k) + B_{dt} v(k) \\ y(k) &= C_{dt} x_{dt}(k) \end{aligned} \quad (5)$$

where

$$A_{dt} = \begin{bmatrix} e^{A_c T_s} & e^{A_c(T_s - L_d)} \int_0^{L_d} e^{A_c \tau} B_c d\tau \\ 0 & 0 \end{bmatrix} = \begin{bmatrix} a_{11} & a_{12} & a_{13} \\ a_{21} & a_{22} & a_{23} \\ 0 & 0 & 0 \end{bmatrix}$$

$$B_{dt} = \begin{bmatrix} \int_0^{T_s - L_d} e^{A_c \tau} B_c d\tau \\ 1 \end{bmatrix} = \begin{bmatrix} b_{11} \\ b_{21} \\ 1 \end{bmatrix} \quad x_{dt}(k) = \begin{bmatrix} x(k) \\ \xi_1(k) \end{bmatrix}$$

$$C_{dt} = [C_c \quad 0] = [1 \quad 0 \quad 0]$$

**B. Design method for A2DOF digital current controller**


The transfer function from the reference input  $r_i'$  to the output  $y_i$  is specified as follows:

$$W_{r_i' y_i}(z) = \frac{(1+H_1)(1+H_2)(1+H_3)}{(z+H_1)(z+H_2)(z+H_3)} \times \frac{z-n_{1i}}{(1-n_{1i})} \frac{z-n_{2i}}{1-n_{2i}} \quad (6)$$

Here  $H_i$ ,  $i = 1, \dots, 3$  are the specified arbitrary parameters,  $n_{1i}$  and  $n_{2i}$  are the zeros of the discrete-time controlled object. This target characteristic  $W_{r_i' y_i}$  is realizable by constituting the model matching system shown in Fig. 3 using the following state feedback to the controlled object (5).

$$v = -F x_{dt} - G_i r_i' \quad (7)$$

Here  $F = [f_1 f_2 f_3]$  and  $G_i$  are selected suitably. In Fig. 3  $q_v$  and  $q_{y_i}$  are the equivalent disturbances with which the parameter changes of the controlled object are replaced.




**Fig.3:** Model matching system using state feedback.

It shall be specified that the relation of  $H_1$  and  $H_3$  become  $|H_1| \gg |H_3|$  and  $n_{1i} \approx H_2$ . Then  $W_{r_i' y_i}$  can be approximated to the following first-order discrete-time model:

$$W_{r_i' y_i}(z) \approx W_{mi}(z) = \frac{1+H_1}{z+H_1} \quad (8)$$

The transfer function  $W_{Q_{y_i}}(z)$  between the equivalent disturbance  $Q_i = [q_v q_{y_i}]^T$  to  $y_i$  of the system in Fig. 3 is defined as

$$W_{Q_{y_i}}(z) = [W_{Q_v y_i}(z) \quad W_{Q_{y_i} y_i}(z)] \quad (9)$$




**Fig.4:** System reconstituted with inverse system and filter.




The experiment result of the steady state using the proposed controller is shown in Fig. 12. The input current waveform and the phase are almost same as the input voltage, and the power factor (PF) at full load is 0.99. The experiment result of the steady state using the conventional analog IC controller is shown in Fig. 13, and the power factor (PF) at full load is 0.97 because the input current waveform is distorted more than the one in Fig. 10 near at the zero cross point. That is, the proposed controller makes harmonic reduce. The experiment result of load sudden change using the proposed controller is shown in Fig. 14. The output voltage variation in sudden load





**Fig.10:** The gain and phase characteristics of the current control system.




**Fig.11:** The gain and phase characteristics of the voltage control system.


change is less than 6[V](1.56[%] of  $v_o$ ). And the experiment result of load sudden change using the conventional analog IC controller is shown in Fig. 15. The output voltage variation in sudden load change is less than 10[V](2.60[%] of  $v_o$ ). It turns out that the output voltage regulation of the proposed controller is better than the conventional analog IC controller. As a result, it turns out that proposed method is effective practically.

## 6. CONCLUSION


In this paper, the concept of the digital controller which attains good robustness for the interleaved PFC boost converter with DC-DC converter load was given. The proposed digital controller was implemented on the microprocessor. The PFC boost converter built-in this microprocessor was manufactured. It was shown from experiments that the digital controller which combined two A2DOF can suppress the variations of the step responses at load change and




**Fig.12:** Experimental result using the proposed A2DOF current controller and voltage controller, PF=0.99.



**Fig.13:** Experimental result using the conventional analog IC controller, PF=0.97.



**Fig.14:** 14 Experimental results of sudden load change from  $RL=10[\Omega]$  to  $5[\Omega]$  and reverse using the proposed A2DOF controller.



**Fig.15:** Experimental results of sudden load change from  $RL=10[\Omega]$  to  $5[\Omega]$  and reverse using the conventional IC controller.

the output voltage variations at sudden load changes while attaining the high power factor and the low harmonic. This fact demonstrates the usefulness and practicality of our proposed method. A future subject is checking experimentally the change of the output voltage when the input voltage is changed.

## References

- [1] L. Rossetto, G. Spiazzi, and P. Tenti, "Control Techniques for Power Factor Correction Converters, *Proc. PESC94*, pp.1310-1318, 1994.
- [2] M. Xie, "Digital Control For Power Factor Correction, *Unpublished masters thesis, Virginia Polytechnic Institute and State University*, 2003.
- [3] E. D. Bolat, K. Erkan, S. Postalcioglu, "Using Current Mode Fuzzy Gain Scheduling Of PI Controller for UPS Inverter, *IEEE EUROCON 2005*, pp.1505-1508, 2005.
- [4] M. Fu and Q. Chen, "A DSP Based Controller for Power Factor Correction (PFC) in a Rectifier Circuit, *IEEE APEC 2001*, pp.144-149, 2001.
- [5] K. De Gusseme, D. M. Van de Syde and J. A. A. Melkebeek, "Design Issues for Digital Control of Boost Power Factor Correction Converters, *IEEE ISIE 2002*, pp.731-736, 2002.
- [6] W. Zhang, G. Feng, Y. Liu and B. Wu, "A Digital Power Factor Correction (PFC) Control Strategy Optimized for DSP, *IEEE Transactions on Power Electronics*, Vol. 19, No. 6, pp.1474-1485, 2004.
- [7] E. Figueres, J. M. Benavent, G. Garcera and M. Pascual, "A Control Circuit With Load-Current Injection for Single-Phase Power-Factor-Correction Rectifiers, *IEEE Transactions on Industrial Electronics*, Vol. 54, No. 3, pp.1272-1281, 2007.
- [8] A. de Castro, P. Zumel, O. Garcia, T. Riesgo and J. Uceda, "Concurrent and Simple Digital Controller of an AC/DC Converter With Power Factor Correction Based on an FPGA, *IEEE Transactions on Power Electronics*, Vol. 18, No. 1, pp.334- 343, 2003.
- [9] S. Buso, P. Mattavelli, L. Rossetto and G. Spiazzi "Simple Digital Control Improving Dynamic Performance of Power Factor Preregulators, *IEEE Transactions on Power Electronics*, Vol. 13, No. 5, pp.814-823, 1998.
- [10] K. Higuchi, K. Nakano, T. Kajikawa, E. Takegami, S. Tomioka, K. Watanabe, "A New Design of Robust Digital Controller for DC-DC Converters, *IFAC 16<sup>th</sup> Triennial World Congress*, (CDROM), 2005.
- [11] K. Higuchi, E. Takegami, K. Nakano, T. Kajikawa, S. Tomioka, "Digital Robust Control for DC-DC Converter with Second- Order Characteristics, *ECTI-CON'2009*, pp.161-169, 2009.
- [12] S. Sasaki, and H. Watanabe, "Analysis of Multiple Operating Points for Dynamical Control of

Switching Power Converters, *IEIC Technical Report*, pp.33-38, 2005.



**Yuki Satake** received Master degree of School of Knowledge Science from Japan Advanced Institute of Science and Technology (JAIST), Ishikawa, Japan in 2009. From 2004 He is senior managing director and CTO at Sanshin Electric Co., Ltd.



**Hitoyuki Furuya** received a bachelor's degree from Teikyo Heisei University, Japan in 2011. From 1995, He is an Engineer for Development and Design of switching power supply at Sanshin electric Co., Ltd.



**Yohei Mochizuki** is a Master course 2<sup>nd</sup> year student of Graduate school in The University of Electro-Communications, Chofu, Japan. He is studying Power electronics and Control engineering, especially control of switching power supply.



**Yuji Fukaishi** received Master Eng. degree from The university of electro-communications, Chofu, japan, in 2011. From 2013, He is an Engineer, for Development and Design of switching power supply at Sanshin electro Co., Ltd.



**Kohji Higuchi** received his Ph.D. degree from Hokkaido University, Sapporo, Japan in 1981. In 1980 he joined the University of Electro-Communications, Tokyo, Japan, as an Research Associate, where he became an Assistant Professor in 1982 and currently an Associate Professor in the Dept. of Mechanical Engineering and Intelligent Systems, Electronic Control System Course. His interests include Power Electronics, Control Engineering and Digital Signal Processing. He is a member of IEEE, IEICE, SICE and IEEJ.



**Kosin Chamnongthai** currently works as professor at Electronic and Telecommunication Engineering Department, Faculty of Engineering, King Mongkut's University of Technology Thonburi (KMUTT), and also serves as editor of ECTI e-magazine, and assoc editor of ECTI-CIT Trans since 2011 until now. He served as assoc editor of ECTI-EEC Trans during 2003-2010, associate editor of ELEX (IEICE Trans) during 2008-

2010, and chairman of IEEE COMSOC Thailand during 2004-2007.

He has received B.Eng. in Applied Electronics from the University of Electro-communications, Tokyo, Japan in 1985, M.Eng. in Electrical Engineering from Nippon Institute of Technology, Saitama, Japan in 1987 and D.Eng. in Electrical Engineering from Keio University, Tokyo, Japan in 1991. His research interests include image processing, computer vision, robot vision, and signal processing. He is a senior member of IEEE, and a member of IPS, TRS, IEICE, TESA, ECTI, and EEAAT.