[1]
C. Sa-ngiamsak and S. Harnsoongnoen, “The Comparison of the I-V Characteristic Simulated By Using BSIM3v3 and EKV2.6 Models on Pspice for a MOS Transistor Biased With the Gate-Body Biasing Technique”, Eng Appl Sci Res, vol. 33, no. 3, pp. 299–311, Feb. 2013.