

# **Engineering and Applied Science Research**

https://www.tci-thaijo.org/index.php/easr/index

Published by the Faculty of Engineering, Khon Kaen University, Thailand

# A 1.2V, low-power, and high linear UWB down-conversion CMOS mixer

Mostafa Yargholi\* and Farshad Darvishi

Department of Electrical Engineering, Faculty of Engineering, University of Zanjan, Zanjan, Iran

Received 18 May 2020 Revised 4 October 2020 Accepted 14 October 2020

### Abstract

A low voltage, high linearity and gain with low power ultra-wideband (UWB) CMOS mixer in the RF receiver is proposed. This mixer is designed for a standard of 802.11 for use in Wi-Fi communications. The linearization technique for the third-order transconductance  $(g_{m3})$  cancellation with modified derivative superposition (MDS) is utilized to enhance the linearity performance of the proposed mixer. The MDS technique employs an auxiliary PMOS transistor in parallel with the NMOS transistor in the lower tree (transconductance stage) for reducing the third-order intermodulation distortion (IMD3). Besides, a switched buffer stage and the active loads are employed to improve the conversion gain of the mixer. High gain and high linear mixer is designed by the MDS technique and switched buffer. The proposed mixer is analyzed, and simulated using a 0.18 µm CMOS TSMC process; The LNA achieves 9.1dB conversion gain, maximum input third-order intercept point (IIP3) of +15dBm, double side-band noise figure (DSB NF) of 15.6 dB. This module consumes 2.06 mW DC power from a 1.2 V power supply in the RF frequency of 10 GHz.

Keywords: CMOS, Linearity, Low voltage mixer, Conversion gain, Switched buffer

#### 1. Introduction

The ultra-wideband (UWB) systems are generally used in wireless local area networks (WLAN) with a small distance and high data rates. The multi-band orthogonal frequency division multiplexing (MB-OFDM) UWB system uses a particular band of frequency (3.1-5GHz or 3.1-10.6GHz) to data access [1-3]. The standard of the IEEE 802.15.3a UWB system is recently allowing for MB-OFDM and direct-sequence code-division multiple-access as candidates for wireless personal area networks (WPAN) standards. Based on the specification of MB-OFDM, the band of UWB is separated into 14 frequency bands; each of them has a 528 MHz bandwidth. In some systems, each 528MHz frequency (of 14 bands) is consists of 128 channels, each of them has 4.125 MHz bandwidth [3]. The standard of 802.11 provides numerous different radio frequency ranges for use in Wi-Fi communications. Each range is divided into a multitude of channels. In the standards, channels are numbered at 5 MHz spacing bands. Also, in some literature, it has been recommended that the UMTS bands should be paired for UMTS FDD deployment with frequency blocks in multiples of 5 MHz [1-5]. The focus of this research is the design and analysis of a directconversion mixer with high linearity and high gain for a UWB receiver. In the architecture of direct-conversion circuit and system design, the technology of CMOS can present a single-chip solution which seriously decreases the area and cost; this is extensively used in the designing of UWB transceivers [4]. In the design of the analog front-end scheme, the receiver linearity is dominated by low noise amplifiers (LNAs) and mixers; consequently, the dynamic range (DR) of the receiver is always restricted with the primary mixer. So, the first mixer plays a significant role in deciding the linearity of the overall system [5].

The CMOS technology scaling facilitates the successful design of low power dissipation, high gain, and low noise CMOS RF front-end [6]. However, by the development of the device technology, the linearity has not benefited, which has motivated numerous methods of linearization. In [7], a method of derivative superposition (DS) is employed; it utilizes an auxiliary p-channel metal oxide semiconductor (PMOS) transistor to neutralize the nonlinear effect of primary N-channel metal oxide semiconductor transistor (NMOS) and to enhance the performance of IIP<sub>3</sub>. To achieve these purposes, the transistor PMOS is operated in the weak inversion region, with positive third-order transconductance (  $g_{m3}$  ), whereas the NMOS transistor, with negative g<sub>m3</sub>, is adjusted at moderate inversion. So, the total  $g_{m3}$  in the differential output of the mixer will be close to zero [7]; details are given in section 3. Also, in this paper, the switched-buffer is established to enhance the conversion gain in the output of the mixer. Besides, this will reduce the power consumption, and designing the circuit with low voltage makes it possible.

In this paper, a UWB down-converting active CMOS mixer is presented with a Gilbert-cell structure with a new topology in the stage of transconductance to enhance the IIP3 of the mixer with a new topology in the output of the mixer with buffer stage to improve the output swing. The other sections of this paper are structured as follows. In Section 2, the paper analyzes the mixer in detail and compares it with a conventional famous switching mixer with double balanced (Gilbert cell), and the small voltage mixer using a switched buffer. Section 3 provides a highlinearity mixer for the down-conversion system. In section 4, simulation results and comparison with other works will be presented; and finally the conclusion section is presented in Section 5.



Figure 1 CMOS Gilbert-cell mixer (GmSw)



Figure 2 The traditional buffer with load (R)

### 2. Conventional gilbert mixers and the optimized mixer

Because of excellent isolation of LO port to RF port, and LO to IF port, which solves the problem of DC offset, the conventional double-balanced Gilbert-cell mixer is selected for our research [4, 5]. Figure 1 illustrates the CMOS Gilbert mixer (GmSw) with double balanced; it consists of switch stages, transconductance parts, and the output loads [8]. The structure of the dual-balanced Gilbert mixer is more linear than the switching mixer with a single balanced structure. Transistors  $(M_1 - M_6)$  are designed to work in the saturation region, to achieve high conversion gain and good linearity. A local oscillation signal  $(V_{L0})$  drives the upper tree transistors (switch stages). The power of local oscillation must be great sufficient to create the transistors  $(M_3 - M_6)$  work as switches. The mixer's conversion gain can be expressed as:

$$G \approx \frac{V_{IF}}{V_{RF}} = 20 \log(\frac{2}{\pi} g_m R_L) \tag{1}$$

$$g_m = \mu_n C_{ox} \frac{W}{L} (V_G - V_{TH}) \tag{2}$$

$$G \approx 20 \log[\frac{2}{\pi} \mu_n C_{ox} \frac{W}{L} (V_G - V_{TH}) R_L]$$
(3)

where  $C_{ox}$  is the oxide capacitance of MOSFET,  $\mu_n$  is the mobility of electrons in silicon surface, L and W are the effective gate length and the gate width, respectively.  $R_L$  is represented as

the impedance of load, and  $g_m$  represented the conductance of  $M_1$  and  $M_2$ . Suppose that LO is expected with a waveform of sinusoidal, the value of gain (C.G) be able to attain as [9]

$$G \approx 20 \log[\frac{2}{\pi} g_m R_L \left( 1 - \frac{\sqrt{2(V_G - V_{TH})_{SW}}}{\pi V_{LO}} \right)]$$
(4)

where  $(V_G - V_{TH})_{SW}$  corresponds to the over-drive voltage of  $M_3 - M_6$ .  $V_{LO}$  is the amplitude of the LO signal. While the supply voltage is under 1.2 V, the stages (M<sub>1</sub>-M<sub>2</sub>) are worked in the triode region.

In the reference [9], conventional Gilbert-cell switched transconductor mixer (SwGm) with double-balanced structure is described. The transconductance stages are considered in the region that the transistors operate in the saturation region. Also, the switch stage is considered in a condition that the transistors work in the triode mode, while the supply voltage is small [10].

Comparing the GmSw and SwGm demonstrated that, the Gilbert-cell switching transconductance mixer (SwGm) is worse than the (GmSw) mixer with Gilbert-cell structure according to the conversion gain. Moreover, the bias current directly affects the conversion gain causing a significant voltage reduction in load [4]. Consequently, it decreases the voltage swing headroom. The selection of load (R\_L) will change the output swing and the conversion gain. Moreover, by this technique, we cannot achieve the high linearity for a mixer. Therefore, to overcome these problems, a new optimization technique is required.

### 2.1 Switched buffer

Figure 2 illustrates the conventional buffer. In this figure  $(IF_i)$  and  $(IF_i)$  are the input signals and  $(IF_o)$  and  $(IF_o)$  are the conventional buffer's output signals with the output load of (R). Also, Figure 3 shows the simulated output signals of IF<sub>i</sub>+, IF<sub>o</sub>+, IF<sub>i</sub>-, and IF<sub>o</sub>-, respectively. Figure 3(e) demonstrates differential output signal ((IF<sub>o</sub>+) - (IF<sub>O</sub>-)) of the traditional buffer.

To improve the output voltage swing, the proposed switched buffer is used; as illustrated in Figure 4, ((IF)(o(SwB))-) and ((IF))\_(o(SwB))+) are signals of the proposed switched buffer output. The sizes of the NMOS and PMOS transistors in Figure 4 are  $45\mu$ m/o.18µm, and  $90\mu$ m/0.18µm, respectively. Figure 5 defines the differential signal ((IFoSwB+) - (IFOSwB-)) of the designed switched buffer.

As illustrated in Figure 3(e) and Figure 5, the total voltage of the designed switched buffer is about 3.5 degrees better than the voltage of the conventional buffer. Additionally, the recommended circuit is achieved high conversion gain; also it decreases the amount of power supply, and therefore low power dissipation is attained.

## 3. Linearity analysis of the designed mixer

In nanoscale MOSFET design, the linearity of the modules degrades because of bias supply voltage decrease and effects of high-field mobility. The linearity of the mixer is an essential factor due to the cross-modulation distortion in mixer design. In particular, the linearity of the receiver becomes a critical issue. Typically, in the design of analog front-end circuits, while the dynamic range (DR) of receiver is restricted by the primary mixer, so the receiver's linearity is dominated with a module of mixer. Therefore, a mixer with high linearity and high input third-order intercept point (IIP3) is preferred to further improve the signal to noise ratio (SNR) of the RF output signal [11-13]. A few linearization methods have been recommended and published for the RF mixer purposes [13-15].

In this paper, a new linearization technique using a thirdorder transconductance  $(g_{m3})$  elimination technique in the differential output of the mixer is proposed. In this technique, an additional PMOS transistor is applied to the transconductance



Time nsec

(e). The differential output signal ((IFo+) - (IFO-)) of the traditional buffer

Figure 3 Output signals of the traditional buffer



Figure 4 The recommended switched buffer

part in parallel with the NMOS transistor for reducing the intermodulation distortion of the third-order (IMD3) and improving the IIP3. The transistors with  $g_{mn3}$  (third-order transconductance of NMOS transistor) and  $g_{mp3}$  (third-order



**Figure 5** The differential output signal ((IFoSwB+)-(IFOSwB-)) of the switched buffer

transconductance of PMOS transistor) are combined in the differential output of the mixer get a flat  $g_{m3}$  region, and made  $g_{m3}$  total near zero in some region. To implement this approach,  $g_{mn3}$  and  $g_{mp3}$  must be adjusted with bias voltage, somehow



Figure 6 Circuit of the recommended high-linearity RF mixer



Figure 7 Simulated  $g_{total}$  compensation results of two connected in parallel transistors (NMOS and PMOS)

that in the operation region, the total  $g_{m3}$  of the parallel connection of FETs will be near zero.

The drain-source current (i<sub>DS</sub>) of a common source (C.S) NMOS transistor can be indicated by using a Taylor series expansion as follows:

$$i_{DS} = I_{dc} + g_{mn1}v_{gs} + \frac{g_{mn2}^2}{2!}v_{gs}^2 + \frac{g_{mn3}^3}{3!}v_{gs}^3 +$$
(5)

Where  $g_{mn}^{(n)}$  explains the nth-order transconductance of NMOST transistor, and  $v_{gs}$  is the gate to source voltage of NMOS transistors. Also, the drain-source current (ibs) of PMOS transistor can be explained using an expansion of Taylor series:

$$i_{DS} = I_{dc} + g_{mp1}v_{sg} + \frac{g_{mp2}^{2}}{2!}v_{sg}^{2} + \frac{g_{mp3}^{3}}{3!}v_{sg}^{3} +$$
(6)

Where  $g_{mp}^{(n)}$  explains the nth-order transconductance of PMOS transistor, and  $v_{sg}$  is the source-gate voltage of PMOS transistors. The  $g_{m3}$  plays a significant role in the IMD3. The idea of IMD3 cancellation is easy, but it's realization is not simple, because of the complexity of splitting the IMD3 and fundamental signal. Now, we explain that an extra folded-cascode PMOS transistor can be like an IMD sinker. Figure 6. Illustrates the recommended circuit with two auxiliary PMOS transistor.

The resulting output current  $i_{total}$ , in Figure 6, can be explained as the differential of  $i_{IF+}$  and  $i_{IF-}$ . In Figure 6, it can be supposed that, the signal of LO is a square wave and the signal of RF is a sinusoidal wave  $v_{RF}^+ = V_{RF} \sin \omega_{RF} t$ . The  $i_{total}$  multiplied by a current of an ideal square wave  $(I_{LO})$ . In the first half cycle, when the LO+ signal is positive, LO- signal is negative; M<sub>5</sub> and M8 are on, while M<sub>6</sub> and M7 are off. Thus, the currents of  $i_{total}$  and  $i_{IF+}$  and  $i_{IF-}$  can be expressed as:

$$I_1 = I_{dc} + g_{mn1} v_{gsn1} + \frac{g_{mn2}^2}{2!} v_{gsn1}^2 + \frac{g_{mn3}^3}{3!} v_{gsn1}^3 +$$
(7)

$$I_2 = I_{dc} + g_{mp1} v_{sgp1} + \frac{g_{mp2}^2}{2!} v_{sgp1}^2 + \frac{g_{mp3}^3}{3!} v_{sgp1}^3 +$$
(8)

and  $v_{gsn1} = v_{sgp2} = v_{RF+}$  and  $v_{sgp3} = v_{RF-}$ , and  $v_{RF+} = -v_{RF-} = v_{sgp3}$  (9)

equation can be explained as follows:

$$I_{3} = I_{dc} + g_{mp1}v_{gsn1} + \frac{g_{mp2}^{2}}{2!}v_{gsn1}^{2} - \frac{g_{mp3}^{3}}{3!}v_{gsn1}^{3} +$$
  
and I<sub>5</sub> = I<sub>1</sub>, I<sub>6</sub> = I<sub>3</sub> (10)

$$I_{7} = I_{5} \times I_{L} \text{ or } I_{7} = I_{1} \times I_{L}$$
  
and  $I_{10} = I_{6} \times I_{L} \text{ or } I_{10} = I_{3} \times I_{L}$  (11)

 $I_{IF+} = I_R - I_7$ ,  $I_{IF-} = I_R - I_{10}$  and  $i_{total}$  is defined the differential output signal  $(I_{IF+} - I_{IF_-})$ , thus  $i_{total} = I_{IF+} - I_{IF_-} = I_{10} - I_7$  or  $i_{total} = -(I_7 - I_{10})$  and thus, by using equations (7) and (10),  $(I_7 - I_{10})$  can be estimated by

$$(I_7 - I_{10}) = (I_1 - I_3) \times I_L = (I_{dc} + g_{mn1}v_{gsn1} + g_{mn2}^2 v_{gsn1}^2 + \frac{g_{mn3}^3}{3!} v_{gsn1}^3 +) - (I_{dc} + g_{mp1}v_{gsn1} + g_{mp2}^2 v_{gsn1}^2 - \frac{g_{mp3}^3}{3!} v_{gsn1}^3 +) = (g_{mn1} - g_{mp1}) v_{gsn1} + (g_{mn2} - g_{mp2})^2 v_{gsn1}^2 + (g_{mn3} - g_{mp3})^3 v_{gsn1}^3 + \dots$$
(12)

where  $g_{mn}^{(n)}$  expresses the nth-order trans conductance of NMOS,  $v_{gsn1}$  the gate-to-source voltage of NMOS transistor (M<sub>1</sub>), and  $g_{mp}^{(n)}$  expresses the nth-order transconductance of PMOS (M<sub>3</sub>).  $g_{mn3}$  and  $g_{mp3}$  are negative at the strong inversion region for both NMOS and PMOS. The original transistor (NMOS) is biased in strong inversion, while the PMOS transistor as an auxiliary transistor is biased in the moderate inversion. Consequently, the third-order nonlinearity effect of two devices can be cancelled out ( $g_{m3}=g_{m3}(tota)=g_{mn3}-g_{mp3}=0$ ), and high linearity of IIP<sub>3</sub> can be achieved, as defined in Figure 7.

Therefore, by supposing that the drain is shorted at the signal frequency, the voltage amplitude of IP3 can be defined as [13]

$$IP3 = \sqrt{\frac{4}{3} \frac{g_{m1}}{g_{m3}}} = \sqrt{\frac{4}{3} \frac{g_{mn1} - g_{mp1}}{g_{mn3} - g_{mp3}}}$$
(13)

From (13) it's obvious that, the IP3 of the mixer can be enhanced by degradation of  $g_{m3}$  efficiently. The complete diagram of the recommended mixer with linearization technique and the switched buffer is demonstrated in Figure 8. The proposed circuits for linearity improvement and voltage swing are appropriated to a Gilbert-cell structure, as shown in Figure 8. The transconductor stage (M<sub>1</sub>-M<sub>4</sub>) converts the input RF voltage signals into small output current signals to the commutating stage. The commutating stage is usually driven with the LO signal of the RF front-end stage. The switching stage (includes M<sub>5</sub>-M<sub>8</sub>) operates as perfect switches, while the power of LO port is big. In small power of LO, the switching module operates as a small signal amplifier.

Ref.	Process CMOS	LO power (dBm)	Gain (dB)	Freq. (GHz)	IF (MHz)	IIP3 (dBm)	NF(dB)	Supply V	area
	(µm)								
[17]	0.18	-1	9.5-12.5	0.3-25	10	-	-	4.9	Mid
[10]	0.13	5	5-2	9-50	10	-	-	3.3	Low
[18]	0.18	-2	5.5	0.2-16	528	-	-	1.8	Mid
[19]	0.18	9	5.2-2.5	3-8.72	528	5	6.8-7.3 (DSB)	1.8	High
[20]	0.18	3	11.5-13.5	2-27	10	0	14.3-17(DSB)	2	High
[21]	0.18	5	5.7-4.3	0.5-7.5	100	-5.7	15	0.77	Mid
[22]	0.13	13	-3-1	10-35	100	-	-	1.6	Mid
[4]	0.18	0	7.2-4.3	3.4-6.8	10	2-3	13.9-14.4(DSB)	1	High
This work	0.18	0	9	8-10	5	+15	15.6	1.2	high

Table 1 Performances of CMOS UWB mixers



Figure 8 The complete schematic of the proposed mixer

The transistors of the mixer are biased between the saturation region and triode to construct transistors  $M_5-M_8$  perform as ideal switches with lower driven power. The RF signal is inserted from the source of  $M_5-M_8$ , so down conversion to the IF signal is produced by the switching stage with the multiplier function. The ratio of the Transistors and the DC operation point will affect the necessity of the LO signal. The output stage consists of  $M_9$ ,  $M_{10}$ ,  $R_1$ , and  $R_2$ , which transforms the current signal to the voltage. The transistors  $M_9$  and  $M_{10}$  can supply suitable swing of voltage headroom. The transistors  $M_{11}$ ,  $M_{13}$  and  $M_{12}$ ,  $M_{14}$  act as a stage of switched buffer to obtain the impedance matching to  $50-\Omega$ .

The mixer's conversion gain without auxiliary transistors (without M2 and M3 as PMOS transistor for linearity improvement) can be explained as:

$$G \approx \frac{V_{IF}}{V_{RF}} = 20 \log[(\frac{2}{\pi} g_m R_L)(g_{m0}(r_{on} || r_{op}))]$$
(14)

where  $g_{mo}$  is the transconductance of the output transistors,  $R_L$  is the impedance of input port (in buffer),  $r_{on}$  is the drain-source resistance of N-channel MOS transistor, and  $r_{op}$  is the drain-source resistance of P-channel MOS transistor.

#### 4. Simulation results of designed mixer

As illustrated in Figure 8, the suggested mixer has four major stages: transconductance stages ( $M_1$ - $M_4$ ), switching stages ( $M_5$ - $M_8$ ), active load ( $M_9$ - $M_{10}$ ) with  $R_1$  and  $R_2$ , and output switched buffer stage ( $M_{11}$ ,  $M_{13}$  and  $M_{12}$ ,  $M_{14}$ ). In order to decrease the power consumption and power supply, resistive loads are changed with active PMOS in the output switched buffer stage; it also provides the possibility to improve the conversion gain without giving up the voltage swing headroom.



Figure 9 Simulated C.G versus the power of RF signal with 0 dBm LO power and 5 MHz IF frequency

The sizes of devices in Figure 8 are  $(W/L)_{M1,4} = 30\mu m/0.18\mu m$ ,  $(W/L)_{M2,3} = 70\mu m/0.18\mu m$ ,  $(W/L)_{M5-8} = 90\mu m/0.18\mu m$ ,  $(W/L)_{M9,10} = 200\mu m/0.18\mu m$ ,  $(W/L)_{M11,12} = 90\mu m/0.18\mu m$ , and  $(W/L)_{M13,14} = 45\mu m/0.18\mu m$ .

The recommended high gain, low voltage, and low power UWB down-conversion mixer with high linearity is designed and analyzed in a 1P6M  $0.18\mu$ m CMOS technology. The frequency of LO and RF were swept at 10 GHz with a 5 MHz IF frequencies. The output buffer consumes 0.4 mW of power from a 1.2 V of power supply. The total DC power consumption of the designed circuit, including output buffers, is 2.06 mW; this module consumes a current of 1.72 mA from a 1.2 V of power supply.

High gain and high linear design is the main improvement of the recommended mixer. Figure 9 shows the simulation results of gain (C.G) versus the power of the RF signal.

Figure 10 denotes the simulation result of gain compression point  $(P_{1-dB})$  for the proposed mixer versus the RF power. As illustrated in this figure, the  $P_{1-dB}$  of 2.5 dBm is attained.

Figure 11 illustrates the resulted output power of fundamental and third-order intermodulation (IM3) vs. the RF input at the output of the switched buffer. By supposing that spacing and channel bandwidth are both 40 kHz, with the proposed linearization technique using the  $g_{m3}$  cancellation technique in the output of the module, the IIP3 is obtained 15 dBm at 10 GHz. The simulation of DSB noise figure (NF) shows that, the minimum noise figure for 10 GHz is 15.6 dB, as demonstrated in Figure 12.

Table 1 summarizes the output results of the proposed mixer with comparison to the previous wideband mixers. As shown in [16], it requires high power consumption with a large supply voltage of 4.9 V. As illustrated in [16-19], Gilbert mixer (GmSw) with the voltage supply of under 1 V is hardly satisfied. References [18, 19-22] need an LO signal with high power.



**Figure 10** The simulated 1-dB compression point  $(P_{1-dB})$  versus the RF power



Figure 11 Simulated IIP3 at 10 GHz



**Figure 12** Noise figure of DSB versus the RF frequency with-40 dBm RF power and 0 dBm LO power

Reference [20] reported just the power dissipation of the core mixer, without the output buffer. The Gilbert mixer (GmSw) and the mixers with distributed configuration could not attain the requirement of the receiver, while the voltage supply is small than 1 V.

The bulk-pumped mixers [21, 22] can attain little power dissipation, but need a large power LO signal. The recommended mixer in [4] has a small power consumption of 2.9 mW with the 1 V supply voltage, but it has high power consumption and low IP3 compared to this work. Besides, in comparison with previously reported papers, the recommended mixer dissipates a current of 1.72 mA from a supply of 1.2 V, a relatively small DC power of 2.06 mW, and with very high IIP3 of 15 dBm; but the proposed mixer occupies high silicon area. As illustrated in Table 1, compared with the achieved results, the recommended module is suitable and most appropriate for RF module applications.

#### 5. Conclusion

A 1.2 V low current consumption, equal to 1.72 mA, low power consumption equal to 2.06 mW, and high-linearity of 15 dBm with IF equal to 5 MHz UWB Gilbert mixer topology has been presented with a new switched buffer topology with a new  $g_{m3}$  cancellation technique. The recommended technique is easily appropriated to tmicrowave and RF designs; besides, the linearity performance of the circuits can be highly enhanced with no consuming additional power dissipation. The recommended mixer is appropriate for wideband system purposes. These techniques will be employed for any other radio frequency modules, such as power amplifier and LNA in the receiver, for further improve the conversion gain, linearity, and decrease the power supply and power consumption.

# 6. References

- Zheng H, Lou S, Lu D, Shen CA. 3.1–8.0 GHz single-chip transceiver for MB-OFDM UWB in 0.18-mm CMOS process. IEEE J Solid-State Circuits. 2009;44(2):414-26.
- [2] Babaei Sedaghat S, Karimi Gh, Banitalebi R. A low voltage full-band folded cascaded UWB LNA with feedback topology. Int J Enterpren Trans Basics. 2015;28(1):66-73.
- [3] Ghobadi Ch, Majidzadeh M. Multi attribute analysis of a novel compact UWB antenna with via-fed elements for dual band notch function. Int J Enterpren Trans Basics. 2014;27(10):1565-72.
- [4] Chen JD. A low-voltage high-linearity ultra-wideband down-conversion mixer in 0.18-um CMOS technology. Microelectron J. 2011;42(1):113-26.
- [5] Yang TY, Tu HL, Chiou HK. Low-voltage high-linear and isolation transformer based mixer for direct conversion receiver. 2006 IEEE International Symposium on Circuits and Systems; 2006 May 21-24; Kos, Greece. USA: IEEE; 2006. p. 3754-7.
- [6] Kim TS, Kim BS. Post-linearization of cascade CMOS low noise amplifier using folded PMOS IMD sinker. IEEE Microw Wireless Compon Lett. 2006;16(4):182-4.
- [7] Yargholi M. A highly linear squarer design for energydetection RF receivers. Microelectron J. 2013;44(8): 658-62.
- [8] Sullivan PJ, Xavier BA. Ku WH. Low voltage performance of a microwave CMOS Gilbert cell mixer. IEEE J Solid State Circ. 1997;32(7):1151-5.
- [9] Klumperink EAM, Wienk GJM, Nauta B. A CMOS switched transconductor mixer. IEEE J Solid State Circ. 2004;39(8):1231-40.
- [10] Yargholi M, Darvishi F. A low-voltage high-linearity UWB down-conversion mixer in 0.18-µm CMOS technology. The 22nd Iranian Conference on Electrical Engineering; 2014 May 20-22; University of Shahid Beheshti, Iran.
- [11] Ariyavisitakul C, Liu TP. Characterizing the effects of nonlinear amplifiers on linear modulation for digital portable radio communications. IEEE Trans Veh Tech. 1990;39(4):383-9.
- [12] Liang KH, Lin CH, Chang HY, Chan YJ. A new linearization technique for CMOS RF mixer using thirdorder transconductance cancellation. IEEE Microw Wireless Compon Lett. 2008;18(5):350-2.
- [13] Ellis TJ. A modified feed-forward technique for mixer linearization. International Microwave Symposium Digest; 1998 Jun 7-12; Baltimore, USA. USA: IEEE; 1998. p. 1-4.
- [14] Cheng KKM, Au-Yeung CF. Novel difference-frequency dual-signal injection method for CMOS mixer linearization. IEEE Microw Wireless Compon Lett. 2004;14(7):358-60.

- [15] Kwon I, Lee K. An integrated low power highly linear 2.4-GHz CMOS receiver front-end based on current amplification and mixing. IEEE Microw Wireless Compon Lett. 2005;15(1):36-8.
- [16] Tsai MD, Wang H. A 0.3–25 GHz ultra-wideband mixer using commercial 0.18-um CMOS technology. IEEE Microw Wireless Compon Lett. 2004;14(11):522-4.
- [17] Chang FC, Huang PC, Chao SF, Wang H. A low power folded mixer for UWB system applications in 0.18-mm CMOS technology. IEEE Microw Wireless Compon Lett. 2007;17(5):367-9.
- [18] Lin CS, Wu PS, Chang HY, Wang H. A 9–50 GHz Gilbertcell down-conversion mixer in 0.13-mm CMOS technology. IEEE Microw Wireless Compon Lett. 2006;16(5):293-5.
- [19] Wu CR, Hsieh HH, Lu LH. An ultra-wideband distributed active mixer MMIC in 0.18-m m CMOS technology. IEEE Trans Microwave Theory Tech. 2007;55(4):625-32.
- [20] Safarian AQ, Yazdi A. Heydari P. Design and analysis of an ultrawide-band distributed CMOS mixer. IEEE Trans Very Large Scale Integrat Syst. 2005;13(5):618-28.
- [21] Liang KH, Chang HY, Chan YJ. A 0.5–7.5 GHz ultra low-voltage low-power mixer using bulk-injection method by 0.18-mm CMOS technology. IEEE Microw Wireless Compon Lett. 2007;17(7):531-3.
- [22] Kuo CL, Huang BJ, Kuo CC, Lin KY. A 10–35 GHz low power bulk-driven mixer using 0.13 mm CMOS process. IEEE Microw Wireless Compon Lett. 2008;18(7): 455-7.